INFO:

Import a FIR filter IP block into AMD-Xilinx Vivado Design Suite and perform design validation. Then create a standalone design, validate it, and run behavioral simulation.